

(19) World Intellectual Property Organization International Bureau



# A CREATA BANANCAR AN BORRAN ARAN BORRA BORRA BORRA AN AN BORRAN BORRAN BORRAN AND BORRAN GORRAN GORRAN AND ROBERT

(43) International Publication Date 5 August 2004 (05.08.2004)

PCT

(10) International Publication Number WO 2004/066395 A2

- (51) International Patent Classification7: 29/423, H03K 17/04
- H01L 29/78.
- (21) International Application Number:

PCT/ZA2004/000005

- (22) International Filing Date: 21 January 2004 (21.01.2004)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 2003/0552


21 January 2003 (21.01.2003)

- THE NORTH WEST UNIVERSITY [ZA/ZA]; 1 Hoffman Street, Joon van Rooy Building, 2531 Potchefstroom (ZA).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): VISSER, Barend [ZA/ZA]; 64 Reitz Street, 2531 Potchefstroom (ZA). DE JAGER, Ocker, Cornelis [ZA/ZA]; 48 Tom Street, 2531 Potchefstroom (ZA).

- (74) Agent: LE ROUX, Marius; D M Kisch Inc., P.O. Box 781218, Sandton 2146 (ZA).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: FAST SWITCHING POWER INSULATED GATE SEMICONDUCTOR DEVICE



(57) Abstract: An insulated gate semiconductor device (30) includes a gate (34), a source terminal (36), a drain terminal (38) and a variable input capacitance at the gate. A ratio between the input capacitance (Cfiss) when the device is on and the input capacitance Ciiss when the device is off is less than two and preferably substantially equal to one. This is achieved in one embodiment of the invention by an insulation layer (32) at the gate having an effective thickness dins than a minimum thickness.

#### Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Jed 1

10/542720 PCT/ZA2004/000005 JC12 Rec'd PCT/PTC 20 JUL 2005

FAST SWITCHING POWER INSULATED GATE SEMICONDUCTOR
DEVICE

# **TECHNICAL FIELD**

THIS invention relates to insulated gate semiconductor devices such as metal oxide silicon field effect transistors (MOSFET's), more particularly to such devices for use in power switching applications and to a method of driving such devices.

#### 10 BACKGROUND ART

In known MOSFET structures, it is presently preferred to minimize the gate voltage  $V_{\rm GS}$  required for switching of the device and which then implies a relatively large input gate capacitance.

Capacitance inherent in the gate structures of insulated gate devices limits the switching speeds of these devices. It is also well known that the Miller effect has an influence on the input capacitance at the gate of devices of the aforementioned kind in that the input capacitance of a typical commercially available MOSFET varies during switching of the device. The input capacitance has a first value C<sub>iiss</sub> when the device is off and a second value C<sub>fiss</sub> when the device is on. The ratio of the second and first values for a known and commercially available IRF 740

power MOSFET is in the order of 2.5. It has been found that such a ratio impairs the switching speed of these devices.

The total switching time  $T_s$  of the IRF 740 MOSFET to switch on is made up by the sum of a turn-on delay time  $T_{don}$  of about 14ns and a drain source voltage fall time  $T_f$  of about 24ns and is equal to about 38ns. The corresponding time to switch off is about 77ns. These times are too long for some applications.

## 10 OBJECT OF THE INVENTION

Accordingly, it is an object of the present invention to provide an insulated gate device and method and circuit of driving such a device with which the applicant believes the aforementioned disadvantages may at least be alleviated.

15

20

5

#### SUMMARY OF THE INVENTION

According to the invention an insulated gate device comprises a gate connected to a gate terminal and having a variable input capacitance at the gate terminal as the device is switched between an off state and an on state, a ratio between a final value of the capacitance when the device is on and an initial value of the capacitance when the device is off is smaller than 2.0.

The aforementioned ratio is preferably less than 1.5, more preferably less than 1.4, even more preferably less than 1.3, still more preferably less than 1.2 and most preferably substantially equal to 1.

The device may comprise a semiconductor device, preferably a field effect transistor (FET) more preferably a power metal oxide silicon field effect transistor (MOSFET) such as a V-MOS, D-MOS and U-MOS.

The MOSFET may have a vertical structure in that the gate and a source of the device are provided on one face of a chip body of the device and a drain of the MOSFET is provided on an opposite face of the body.

The device may comprise a capacitor connected between the gate terminal and the gate of the device.

The capacitor may be integrated on the chip body and in one embodiment may be superimposed on the gate of the device.

Alternatively, the capacitor is a discrete component connected in

series between the gate and the gate terminal and packaged in the same package.

The gate may be connected directly to a fourth terminal of the device.

In this specification the invariant device parameter  $(\beta)$  is used to denote the effective dielectricum thickness of a conduction channel of the device in the off state, which is defined as the product of an effective gate capacitance area (A) and the difference between an inverse of a first value of a gate capacitance of the insulated gate device, that is when the device is off and an inverse of a second value of the gate capacitance, that is when the device is on. That is:

$$\beta \equiv A(1/C_{iiss} - 1/C_{fiss}) = \infty_{max}$$

15

20

10

5

According to one aspect of the invention there is provided an insulated gate device comprising a gate and an insulation layer at the gate, the layer having an effective thickness (d) of at least a quotient of the device parameter as defined and a ratio of maximum charge accommodatable on the gate and a minimum charge required on the gate for complete switching, minus one (1). That is:

$$d \ge d_{min} \approx \beta / [(Q_{G(max)} / Q_{G(min)}) - 1]$$

WO 2004/066395 PCT/ZA2004/000005

5

10

15

20

where  $\Omega_{G(max)}$  is the maximum allowable steady state charge for safe operation and  $\Omega_{G(min)}$  is the minimum charge required for complete switching.

According to another aspect of the invention there is provided an insulated gate device comprising a gate, the device having a capacitance at the gate which is a function of the effective thickness of an insulation layer at the gate, the effective thickness of the layer being selected to ensure that a first ratio between a final value of the capacitance when the device is on and an initial value of the capacitance when the device is off is smaller or equal to a second ratio of a maximum charge receivable on the gate and a charge required to reach a threshold voltage of the gate of the device.

According to yet another aspect of the invention there is provided an insulated gate device comprising a gate, the device having a capacitance at the gate which is a function of the effective thickness of an insulation layer at the gate, the effective thickness of the layer being selected to ensure that a first ratio between a final value of the capacitance when the device is on and an initial value of the capacitance when the device is off is smaller or equal to a second

ratio of a maximum voltage applyable to the gate and a threshold voltage required on the gate to switch the device on.

According to yet another aspect of the invention there is provided a method of driving an insulated gate semiconductor device, the device comprising an insulation layer at a gate thereof providing a capacitance which varies between an initial value when the device is off and a final value when the device is on, the method comprising the step of depositing at least a Miller charge on the gate while the capacitance has said initial value.

The method preferably comprises the step of depositing substantially sufficient charge for a desired steady state switched on state of the device on the gate while the capacitance has said initial value.

15

10


5

The invention also extends to a drive circuit for a device as herein defined and/or described.

# BRIEF DESCRIPTION OF THE ACCOMPANYING DIAGRAMS

The invention will now further be described, by way of example only, with reference to the accompanying diagrams wherein:

figure 1 is a schematic representation of a known insulated gate semiconductor device in the form of a power MOSFET; figure 2(a) is a diagrammatic representation of a gate structure of the MOSFET while it is off; 5 is a diagrammatic representation of a gate structure of figure 2(b) the MOSFET when it is partially on; figure 2(c) is a diagrammatic representation of a gate structure of the MOSFET when it is fully switched on; figure 3 is a schematic representation of a first embodiment of a 10 power MOSFET according to the invention; figure 4 is a typical graph for the steady state of gate-to-source voltage against total gate charge marked A of a conventional MOSFET as well as various similar graphs marked B for MOSFET's according to the invention; 15 figure 5 is a graph of total switching time against a ratio of initial charge transferred to the gate and the Miller charge of a variety of MOSFET's; figure6 is a graph of drain-source rise time against turn-on delay time of a variety of MOSFET's; 20 figure 7 is a graph of minimum and maximum gate source voltages required on a MOSFET according to the invention against total switching time;



# DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

A known insulated gate device in the form of a known power metal oxide silicon field effect transistor (MOSFET) is generally designated by the reference numeral 10 in figure 1.

The MOSFET 10 comprises a gate 12, a drain 14 and a source 16. The device 10 has a gate capacitance  $C_{\rm g}$  between the gate and the source.

It is well known that when a voltage  $V_{GS}$  is applied to the gate as shown at 80 in figure 8(a), charge is deposited on the gate causing the device to switch on and a voltage  $V_{DS}$  to switch from a maximum value shown at 82 to a minimum value shown at 84. Similarly, when the charge is removed from the gate, the device is switched off and the voltage  $V_{DS}$  switches to the maximum value.

10

15

5

The total switching time  $T_s$  (illustrated in figure 8(a)) is constituted by the sum of a turn-on delay time  $T_{don}$  and a rise time  $T_r$ . The turn-on delay time is defined to be the time between rise of the gate-to-source voltage  $V_{GS}$  above 10% of its maximum value and the onset of drain-to-source conduction, that is when the voltage  $V_{DS}$  has decreased by 10%. The rise time is defined as the time interval corresponding to a decrease in  $V_{DS}$  from 90% to 10% of its maximum value when the device is switched on.

20

Referring to figures 2(a) to 2(c), in the known devices, the gate capacitance  $C_{\rm g}$  may be modelled as effectively comprising two capacitors  $C_{\rm g}$  and  $C_{\rm c}$  in series. As shown in figures 2(a) to 2(c) the first

15

20

capacitor  $C_g$  is an invariable capacitor and its value scales to 1/d, being the effective thickness (d) of an insulation layer 18 at the gate of the device. The second capacitor  $C_c$  is a variable capacitor having a value of  $\infty$  when the device is switched on as shown in figure 2(c), a value of  $A/\infty_{max}$  when the device is off as shown in figure 2(a) and a value of  $A/\infty$  (with  $0<\infty<\infty_{max}$ ) while the capacitance changes, i.e. the channel switches off or on. The gate capacitance  $C_g$  may hence be written as:

$$C_{G} = 1/[1/C_{g}(d) + 1/C_{c}(\infty)]$$
$$= A/(d + \infty)$$

where A is an effective area, which includes proper normalization constants. Thus,  $\infty$  is a maximum ( $\infty_{max}$ ) when the device is switched off as shown in figure 2(a) and  $\infty=0$  when the device is switched on as shown in figure 2(c).

Hence, the device has a gate or input capacitance with a first value  $C_{\rm liss}$  when the device is off and a second value  $C_{\rm fiss}$  when the device is on. The capacitance retains the first value until the Miller effect takes effect.

An effective maximum conduction channel dielectricum thickness  $(\beta) = \infty_{\text{max}} \text{ is defined, which is proportional to a difference in the inverse }$  of the gate capacitance when the device is off  $C_{\text{liss}}$  and when the device is on  $C_{\text{fiss}}$ , that is:

$$\beta \equiv A(1/C_{liss} - 1/C_{fiss}) = \infty_{max}$$

The ratio 
$$C_{fiss}$$
 /  $C_{fiss}$  may be written as  $\frac{d + \infty_{max}}{d}$ .

As shown in figure 3, according to the invention by increasing the effective thickness  $d_{ins}$  of the insulation layer 32 at the gate 34 and hence by decreasing the gate capacitance  $C_g$ , the total switching time  $T_s$  of a MOSFET 30 may be decreased. A minimum value for the effective thickness  $d_{ins}$  is given by:

10 
$$d_{ins} \ge \beta / [(Q_{G(max)} / Q_{G(min)}) - 1]$$

wherein  $Q_{G(min)}$  is the minimum charge required for complete switching and wherein  $Q_{G(max)}$  is the maximum allowable gate charge on the device which includes a safety margin. Destruction will occur when  $Q \ge Q_{G(max)}$ .

Defining  $V_{GS(min)}$  as the minimum gate voltage for complete switching and  $V_{GS(max)}$  as the maximum allowable gate voltage on the device, before damage to the device, it is known that  $Q_{G(max)} / Q_{G(min)} > V_{GS(max)} / V_{GS(min)}$ . This inequality implies a slightly larger limit than that calculated from the charge ratios  $Q_{G(max)} / Q_{G(min)}$ :

20 
$$d_{ins} \ge \beta / [(V_{GS(max)} / V_{GS(min)}) - 1]$$

10

With this minimum effective thickness for  $d_{lns}$ , the switching time of the device is mainly limited by the gate source inductance and capacitance. By increasing  $d_{lns}$  beyond this minimum, allows for reducing the rise or fall time by compensating for the source inductance  $L_s$  voltage  $\epsilon_s$  during switching and which is:

$$\begin{split} \epsilon_s &= \ L_s \, di/dt \, + \, i R_s \\ \epsilon_{s \, (max)} &\approx \ L_s \, I_{DS(max)} \, / \, T_s \, + \, I_{DS(max)} \, R_s. \end{split}$$

In Table 1 there are provided relevant details of four differently modified MOSFET's with progressively decreasing gate capacitance,  $C_{\rm G}$ .

Table 1

C							г		
No.		d Input	Cfiss	Applied	Initial & Final		Turr		Measured
		ite	Ciiss	Gate	Ga	ate	Delay		Switching
	Capac	itance		Voltage	Cha	arge	Predi	cted	Time
					Trans	ferred	8	k	
							Obse	rved	
	C <sub>iiss</sub> ,	$C_{fiss}$		V <sub>GS</sub> (volt)	$C_{iiss}V_{GS}$ 8	$c_{iss}V_{GS}$	T <sub>d</sub>	(on)	T <sub>s</sub>
	(n	F)			(n	C)	(n		(ns)
-	1.2	2.6	2.16	15	18	40	6.3	6	38
'	1,2	2.0	2.10	10		40	0.5	U	30
							(20 n	s/div)	
ļi							•		
ii	0.86	1.4	1.63	32	28	45	5.3	5	20
							(20 n	s/div)	
<b></b>									
iii	0.58	0.78	1.34	120	70	94	4.4	<2	<4
							/10 -	- /alt. A	
							(10 n:	s/aiv}	
iv	0.35	0.41	1.17	200	70	82	3.4	< 2	<4
'	0.00	• • • • • • • • • • • • • • • • • • •	, , , ,	200	, ,	UL	J. <del>T</del>	\ <u>_</u>	\ <b>\</b>
							(10 n	s/div)	
					<u></u>	· · · · · · · · · · · · · · · · · · ·		-,	

For a conventional IRF 740 MOSFET:

$$\varepsilon_{\text{simax}} \approx 7.4 \text{ nH (40 A/27 ns)} + 4 \text{ volt} = 15 \text{ volt}$$

$$V_{G(internal)} \approx V_{GS(max)} - \epsilon_{s(max)} = 20. volt - 15 volt = 5 volt$$

For the device in row iv of Table 1

5 
$$\epsilon_{s(max)} \approx 7.4 \text{ nH } (40 \text{ A}/2.5 \text{ ns}) + 5 \text{ volt} = 123 \text{ volt}$$

$$V_{\text{G(internal)}} \approx V_{\text{GS(max)}}$$
 -  $\epsilon_{\text{s(max)}} \approx 200 \text{ volt}$  - 123 volt = 77 volt

From this example it is clear that  $V_{\text{G(internal)}}$  is still larger than the modified threshold gate voltage  $V_{\text{GSTM}} = V_{\text{GS(min)}} = 73$  volt, shown in figure 4, and the slow rise time due to the Miller effect is thus effectively counteracted. It follows that minimization of the product  $L_sC_{iiss}$  minimizes the switching time  $T_s$  of the device, assuming the combined gate and source serves resistance is negligible.

If a gate voltage,  $V_{\rm GS}$ , substantially larger than the threshold gate voltage,  $V_{\rm GST}$ , is supplied in a time much shorter than the turn-on delay time, the latter may be approximated as:

$$T_{don} \approx (2/3) (L_S C_{iiss})^{\frac{1}{2}}$$

20 It can be shown that:

$$T_s \propto 1/d_{ins}^{\kappa}$$

which indicates that the total switching time is reduced by increasing the effective thickness  $d_{ins}$  of layer 32.

Another important feature of the invention is that at least a minimum required charge  $Q_{G(min)}$  or Miller charge (see figure 4) must be transferred to the gate while the gate capacitance assumes its lower initial value of  $C_{iiss}$  rather when the larger input capacitance  $C_{fiss}$  determines the final switched state of the MOSFET. Hence the charge to be transferred is

$$Q_G = V_{GS}C_{iiss} \ge Q_G(min)$$
.

10

5

Thus, the following minimum source to gate voltage must be applied.

$$V_{GS} \ge V_{GS}(min) = Q_{G(min)}/C_{liss.}$$

Also,

$$Q_{G} = V_{GS}C_{fiss} \leq Q_{G(max)}$$

and the corresponding voltage limit is given by

$$V_{GS} \le V_{GS(max)} = Q_{G(max)} / C_{fiss}$$

This could also be written as:

$$C_{\text{fiss}} / C_{\text{tiss}} \leq Q_{G(\text{max})} / Q_{G(\text{min})}$$

or

$$C_{fiss} / C_{iiss} \le V_{GS(max)} / V_{GS(min)}$$

Oscillograms illustrating  $V_{GS}$  and  $V_{DS}$  against time during switching on for each of the devices referenced i to iv in Table 1 are shown in figures 8(a) to 8(d) respectively. The decrease in gate capacitance is clear from the second column in the Table, and the larger required input  $V_{GS}$  and decreasing switching times are clear from both the Table and the oscillograms.

The last two devices iii and iv in Table 1 with minimized gate capacitance and wherein the ratio  $C_{\text{fiss}}/C_{\text{iiss}} \leq 1,34$ , represent MOSFET's close to optimum, since the initial gate charge is already more than the minimum gate charge  $Q_{\text{G(min)}}$  (shown in figure 4 and which for a typical MOSFET is in the order of 30nC) required for complete switching. The increased gate to source input voltage  $V_{\text{GS}}$  and spectacular drop in total switching times  $T_{\text{s}}$  are noticeable.

15

20

10

5

In figure 4, comparative graphs for a known MOSFET is shown at  $\underline{A}$  and for MOSFET's according to the invention at  $\underline{B}$ . The ratio  $C_{fiss}/C_{fiss}$  for the known IRF 740 MOSFET is in the order of 2.5 whereas the same ratio for the last device according to the invention in Table 1 is 1.17. The device according to the invention has a total switching time of < 4ns which is about an order faster than the 38ns of the known and comparable IRF 740 MOSFET.

10

20

In figure 5 there is shown a graph of total switching time as a function of the initial gate charge relative to the minimum gate charge  $\Omega_{\text{Glmin}}$ . The circle at 40 represents standard operation of an IRF 740 MOSFET. However, the circles at 42 and 44 illustrate the improved operation of the MOSFET's referenced iii and iv in Table 1.

In figure 6 there is shown a graph of rise time  $T_r$  against turn-on delay time  $T_{don}$  for a plurality of different devices. The mark at 50 indicates standard operation of an IRF 740 MOSFET and the circles 52 and 54 indicate the improvement in total switching time  $T_s$  of the devices referenced iii and iv in Table 1 to a point where the rise time becomes negligible and the total switching time  $T_s$  approximates the turn-on delay time  $T_{don}$ .

It can further be shown that the product of  $V_{\rm GS}$  and the square of the total switching time  $T_{\rm S}$  is band limited as follows:

$$(2\pi/3)^2 \ Q_{G(min)} \ L_S \le V_{ES} T_S \le (2\pi/3)^2 \ Q_{G(max)} \ L_S$$

which means that the operating voltage  $V_{\text{GS}}$  of the device according to the invention (which is much higher than the corresponding voltage for prior art devices) is limited as follows:

$$(2\pi/3)^2 \ Q_{G(min)} \ L_S \ / \ T_S^{\ 2} \le \ V_{GS} \le \ (2\pi/3)^2 \ Q_{G(max)} \ \ L_S \ / \ T_S^{\ 2}$$

10

15

20

and as illustrated in figure 7. The internal source resistance  $R_s$  has a negligible effect on these expressions and is therefore omitted for better clarity.

Hence, by minimizing the product of Miller charge or  $Q_{G(min)}$  and  $L_s$ , reduced total switching times  $T_s$  and required operating voltages  $V_{GS}$  may be achieved.

In figure 9 there is shown a further embodiment of the device according to the invention and designated 90. The device comprises a gate 92, connected to a gate terminal 94. The insulation layer with increased effective thickness d<sub>ins</sub> is shown at 96. Conventional source and drain terminals are shown at 98 and 99 respectively. A further and so-called floating gate 95 is connected to a fourth and user accessible terminal 97.

In figure 10, yet another embodiment of the device according to the invention is shown at 100. In this case, the further gate 95 is not connected to a user accessible terminal, similar to terminal 97, but biasing resistors 102 and 104 may be provided as discrete components or integral with the chip body 106.

In figure 11, still a further embodiment of the device is shown at 110. The device 110 comprises a conventional MOSFET 112 having a gate 114. A capacitor 116 is connected in series between the gate and a gate terminal 118 of the device. The drain and source of the MOSFET are connected to a drain terminal 120 and source terminal 122 respectively. The device is packaged in a single package 124 providing the aforementioned terminals. An optional fourth terminal 124 connected to the gate 114 may also be provided. The capacitor 116 may be integrated with the MOSFET on a single chip. In other embodiments, the capacitor may be a discrete capacitor, but packaged in the same package 124. In still other embodiments, the optional fourth terminal may be omitted and biasing resistors between the gate terminal and the gate and between the gate and the source may be provided in the same package.

15

20

10

5

In figure 12 there is shown a diagram of a drive circuit 130 for the device 30, 90, 100 and 110 according to the invention. The drive circuit comprises a voltage source 132 (typically 50V - 600V and which may even exceed  $V_{DD}$ ) and a fast switching device 134 connected in a circuit and in close proximity to the gate terminal of the device according to the invention to reduce unwanted inductance in the gate source circuit.

In use, the fast switching device 134 is controlled to apply a voltage which is sufficiently larger than the threshold voltage of the device to the gate of the device. As is clear from table 1, this voltage is larger than the voltage required in conventional devices. Due to the reduced LCR parameters in the gate source circuit, charge transfer to the gate of the device will be faster than with conventional devices which results in the faster switching times in the drain source circuit as shown in table 1.

10

20

## **CLAIMS**

- 1. An insulated gate device comprising a gate connected to a gate terminal and having a variable input capacitance at the gate terminal as the device is switched between an off state and an on state, a ratio between a final value of the capacitance when the device is on and an initial value of the capacitance when the device is off is smaller than 2.0.
- A device as claimed in claim 1 comprising a power metal oxide silicon field effect transistor (MOSFET).
  - 3. A device as claimed in claim I or claim 2 wherein the ratio is less than 1.5.
- 4. A device as claimed in claim 3 wherein the ratio is substantially equal to 1.
  - 5. A device as claimed in any one of claims 1 to 4 comprising a capacitor connected between the gate terminal and the gate of the device.

15

20

- 6. A device as claimed in any one of claims 2 to 5 wherein the MOSFET has a vertical structure in that the gate and a source of the device are provided on one face of a chip body of the device and a drain of the MOSFET is provided on an opposite face of the body.
- 7. A device as claimed in claim 6 wherein the capacitor is integrated on the chip body.
- 10 8. A device as claimed in claim 7 wherein the capacitor is superimposed on the gate of the MOSFET.
  - 9. A device as claimed in claimed in claim 5 wherein the capacitor is a discrete component connected in series between the gate and the gate terminal and packaged in the same package.
  - 10. A device as claimed in any one of claims 5 to 9 wherein the gate is connected directly to a fourth terminal of the device.
  - 11. A device as claimed in claim 9 wherein biasing resistors connected to the gate are included in the same package.

1/13





FIGURE 1







FIGURE 2(a)

FIGURE 2(b)






FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8(a)




FIGURE 8(b)




FIGURE 8(c)




FIGURE 8(d)




FIGURE 9




FIGURE 10




FIGURE 11





FIGURE 12

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L29/78 H01

√423 H03I

H03K17/04



#### B. FIELDS SEARCHED

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, INSPEC, WPI Data

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 02/13257 A (TIHANYL JENOE; HIRLER FRANZ (DE); WERNER WOLFGANG (DE); INFINEON TECH) 14 February 2002 (2002-02-14) page 4, line 5 - line 12 page 15, line 1 - line 28; figure 5	1-8,10
X	EP 1 096 573 A (INTERSIL CORP) 2 May 2001 (2001-05-02) the whole document	1-4,6
X .	WO 91/11826 A (QUIGG FRED L) 8 August 1991 (1991-08-08) abstract	1-4,6
X	DE 199 05 421 A (SEMIKRON ELEKTRONIK GMBH) 24 August 2000 (2000-08-24) abstract; figures 3a-5 page 15, line 1 - line 28; figure 5 -/	1-4,6

Further documents are listed in the continuation of box C.	Patent family members are listed in annex.			
Special categories of cited documents:      A document defining the general state of the art which is not considered to be of particular relevance      E earlier document but published on or after the international filling date      L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)      O document referring to an oral disclosure, use, exhibition or other means      P document published prior to the international filling date but later than the priority date claimed	<ul> <li>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>"&amp;" document member of the same patent family</li> </ul>			
Date of the actual completion of the international search	Date of mailing of the international search report			
8 July 2004	22/07/2004			
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NI. – 2280 HV Rijswljk  Tel. (+31–70) 340–2040, Tx. 31 651 epo nl,  Fax: (+31–70) 340–3016	Authorized officer  Lantier, R			
L				

PCT/ZA2004/000005	PCT	/ZA	200	04/	00	00	00!	5
-------------------	-----	-----	-----	-----	----	----	-----	---

C.(Continua	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with Indicat	Relevant to claim No.
X	VISHAY DATASHEET OF N-CHANNEL 240-V MOSFETS TN2410L, VN2406DL, VN2410LLS, 'Online! 16 July 2001 (2001-07-16), XP002287713 Retrieved from the Internet: URL:www.vishay.com> 'retrieved on 2004-07-08! pages 11-4; figure third	1-4
X,P	US 6 589 830 B1 (ZENG JUN) 8 July 2003 (2003-07-08) column 4, line 3 - line 57; figures 13-16	1-4,6
Α	US 5 392 187 A (BALIGA BANTVAL J) 21 February 1995 (1995-02-21) abstract; figures 3,5	5,6,9,11
A	US 4 796 174 A (NADD BRUNO) 3 January 1989 (1989-01-03) abstract	5,6,9,11
	·	
	·	
	·	

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
WO 0213257	А	14-02-2002	DE WO	10038177 A 0213257 A	
EP 1096573	A	02-05-2001	EP JP	1096573 A 2001156294 A	
WO 9111826	A	08-08-1991	AT AU CA DE DE JP JP KR SG WO US US	154469 T 640993 B 7252791 A 2073966 A 69126521 D 69126521 T 0513185 A 3092940 B 5507385 T 226874 B 48388 A 9111826 A 5121176 A 5179032 A	09-09-1993 21-08-1991 1 02-08-1991 1 17-07-1997 2 25-09-1997 1 19-11-1992 2 25-09-2000 21-10-1993 1 15-10-1999 1 17-04-1998 1 08-08-1991 09-06-1992
DE 19905421	Α	24-08-2000	DE	19905421 A	1 24-08-2000
US 6589830	· B1	08-07-2003	NONE		
US 5392187	Α	21-02-1995	NONE		
US 4796174	A	03-01-1989	FR CA DE DE DE EP JP JP	2596931 A 1265192 A 3779789 D 3779789 T 0240436 A 2529165 B 62239857 A	1 30-01-1990 1 23-07-1992 2 18-02-1993 1 07-10-1987 2 28-08-1996